This paper introduces a new type of CMOS-based current conveyor: current controlled fully balanced second generation current conveyor (CFBCCII) element which has a pair of differential Y terminals, a pair of differential X terminals and two pairs of Z terminals. The proposed circuit offers electronic tuning possibilities by means of a current adjustable intrinsic resistance at its X terminal. An elliptic filter realization is described as an example for its application in a current-mode fully balanced filter design, where the intrinsic resistors in CFBCCIIs are used for the electronic tuning of the characteristic filter frequency.
INTRODUCTION
The interest in designing current-mode circuits mainly emanates from their speed advantages, higher bandwidth, wider dynamic range, and relatively simpler circuitry [1] [2] [3] [4] [5] [6] [7] [8] . Current conveyor (CCII) element and its modifications can be used in single-ended [1] [2] [3] [4] [5] [6] [7] or differential filters [8] . Differential current mode filters play an important part in telecommunications due to their ability of suppressing even harmonics, as well as common-mode interference. In a previous work, Chiu et al proposed a differential difference current conveyor (DDCC) and a second-order filter which can realize low-pass and band-pass filtering function [9] . In 1997, Elwan et al proposed two CMOSbased differential voltage current conveyor (DVCC) circuits [10] , and this element found wide applications [11] . A fully differential current conveyor (FDCCII) [12] presented by El-Adawy employs fully differential structure to suppress undesirable common mode signals, and it has two X terminals and four Y terminals. A new realization of FDCCII was proposed by Soliman [13] , and the terminals X, Y and Z of this circuit are all differential.
In modern VLSI applications, balanced-mode structures are increasingly used. In a balanced circuit, output common mode (CM) signal is kept constant, and it is entirely independent of the input signal. Therefore, performance of a fully balanced structure (such as dynamic range, noise suppression, and harmonic distortion) can be largely improved. A fully balanced current conveyor proposed in [14] provides a pair of differential Y terminals and a pair of differential X terminals. The circuit introduces two common-mode feedback CMFB circuits which keep the common mode signal constant, while increasing the dynamic range of differential mode signals. In 2004, Alzaher introduced a CMOS fully differential current conveyor [15] also including two CMFB circuits.
However, in all of these previously reported elements, there exists a relatively significant voltage tracking error from terminal Y to terminal X. This is because of the parasitic resistor in terminal X which leads to transfer function error in their application circuits. Several CCII circuits with reduced resistance in terminal X have been proposed these years [16] [17] [18] , the CCII circuits in [16] and [17] result small input resistances in terminal X, the circuit in reference [18] employs four transconductance amplifiers, which makes circuit complicated. Although the above three circuits minimize the voltage tracking error in conventional CCII, these elements lack electronic programmability, which has become a key feature in recent applications.
In 1996, Fabre proposed a current controlled current conveyor (CCCII) [22] constructed by a bipolar translinear loop, by introducing the intrinsic resistor, this circuit can rectify the transfer error between X and Y terminals, at the same time, the intrinsic resistor in X terminal can be adjusted by the bias current. However, it has a crucial disadvantage of having only one high input voltage terminal, which is not convenient to process differential or floating signals.
Differential or balanced CCCII is more attractive in application, since they are more sophisticated in dealing with differential and floating signals. In 2005, a CMOS CCII was proposed in [20] , this circuit has a pair of differential voltage inputs (Y 1 and Y 2 ), one current input (X ), and two differential current outputs (Z + and Z − ), it can reduce the harmonic distortion in some extent and can be integrated conveniently in CMOS technology. However, this circuit is not fully differential realization since X terminal is not differential, moreover, the circuit does not employ CM feedback (CMFB) circuit which can ensure the output signals symmetric and make the CM signals independent of the input signal [15] . In 2006, a CMOS current controlled balanced integrator is presented in [21] , this circuit is constructed by two CMOS translinear circuits and two floating capacitors, it has two differential voltage inputs and two differential outputs, but the current signal in X terminal can not be made differential, therefore, this circuit is not in fully balanced structure, moreover, the capacitors of the integrator are not grounded, and this would leads to large chip area when integrated in CMOS technology. The balanced tunable current conveyor presented in [19] has one voltage input, two differential current inputs, and two differential current outputs. The circuit introduced current tunability in terminals X and Z by changing the drain width of MOS transistors in the current mirrors, in this way, the current gain between terminal X and Z would be tuned. Obviously, the circuit is not fully balanced yet since terminal Y is single ended. Moreover, this circuit just realizes the controllability the current relationship between X and Z, but does not realize the controllability of the voltage relationship between Y and X, the voltage transfer error still exist. So its applications are limited. On the other hand, the advantages of elliptic filters are well known, no other filters of equal order can have a faster transition in gain between the passband and the stopband, for the given values of the ripple, therefore, the selective character of elliptic filter is very attractive [23] [24] [25] [26] [27] [28] . Various OTA based [23] [24] [25] elliptic filters were presented. However, the linearity and dynamic range of OTA based filters are not as good as CCII-based filters. On the other hand, the CCCII-based filters not only have better linearity, but also have easier electronic frequency adjusting characteristics. There are three different methods to implement analogue filters: cascade, multiple loop feedback (MLF), and LC ladder simulation. The LC ladder simulation has the lowest sensitivity and low component spread among the three methods.
This paper proposes a new element, so called a current controlled fully balanced second-generation current conveyor (CFBCCII) which employs a fully balanced structure to suppress common-mode signals. Compared with the circuit in [20] , the proposed CFBCCII uses the fully balanced structure, and employs CMFB circuit to prevent the drift of CM signals. CFBCCII is also different from the circuit in [21] , since all terminals of CFBCCII are differential, moreover, when connected as an integrator, the capacitors in the circuit can be grounded. By introducing a current adjustable intrinsic resistance at X terminal, CFBCCII eliminates the transfer error between X and Y terminals, moreover, it introduces the electronic tunability for itself and application circuits. So CFBCCII is different from the circuit in [22] in the manner of controllability, CFBCCII controls the voltage relationship between X and Y terminals, while the circuit in [22] controls the current relationship between X and Z terminals. Moreover, all terminals of CFBCCII are differential, while Y terminal is not differential in [22] .
Based on the proposed element, this paper presents a fully differential current-mode elliptic filter realized by using signal flow graph approach to simulate a passive lowpass ladder network. The proposed filter employs 7 CFBCCIIs, and it has the frequency tuning characteristic by adjusting the bias current of the active block.
CFBCCII CIRCUIT AND ITS CMOS REALIZATION
The circuit symbol of CFBCCII is shown in Fig. 1 . Here, Y + , Y − are differential voltage input terminals exhibiting high input resistance. X + and X − behave as differential voltage tracking terminals, Z 1+ , Z 2+ and Z 1− , Z 2− are the current output terminals, the differential current at terminal Z is a replica of the differential current at terminal X. The number of current output terminal Z can be extended if necessary. I B denotes bias current of CFBCCII. The port characteristic of CFBCCII is represented by (1), R X = f I B denotes the controlled resistance which can be tuned by I B .
The circuit frame diagram of CFBCCII is given in Fig. 2 . The circuit is made up of four blocks: The differential voltage input stage, the translinear loop [20] , common mode (CM) voltage detector, and the common mode feedback circuit (CMFB). The basic principle of the circuit is analyzed as follows: There are two signal-feed 
where
compound transconductance coefficient of the compound transistors, K n and K p are the transconductance coefficient of the NMOS and PMS transistors respectively. R X represents the parasitic resistance of terminal X, which is inversely proportional to the square root of bias current I B . Namely R X can be adjusted by bias current I B .
To verify the proposed circuit performance, CFBCCII shown in Fig. 3 is simulated using HSpice program. 0.35 µm CMOS technology parameters are used. The dimensions of MOS transistors are listed in Table 1 . Supply voltages used are ±1.65 V. Figure 4 shows the relationship between R X and bias current I B , the comparison Figure 6 shows the simulated DC transfer characteristic between Y terminals and X terminals,
the transfer characteristic between Y and X ports can be written as: V dX = V dY + (I X+ − I X− )R X . Bias current is 50 µA. It is seen that the linearity input range is almost 3 V. Simulated common mode reject ratio (CMRR) of this circuit is illuminated in Fig. 7 , it shows that this circuit has a CMRR value of 75.2 dB, and we can see that the circuit can reduce the undesirable common mode signals in a certain extent. Figure 8 shows the integrator based on CFBCCII. Routing analysis yields
CFBCCII BASED SUB-CIRCUIT FOR THE PROPOSED FILTER

Integrator
The transfer function can be written as: Fig. 11 . Signal flow graph of the 3 rd -order elliptic low-pass RLC ladder filter
Scaling Circuit
The CFBCCII based scaling circuit is shown in Fig. 9 , whose transfer function is
4 THE PROPOSED FILTER Figure 10 shows the low-pass third-order passive LC ladder filter. The proposed elliptic filter can be designed by simulating the transfer functions in the SFG using the integrator and scaling circuits based on CFBCCII. From 
Design of The Filter
Converting the voltage signals into current signals by dividing a virtual resistor R 0 , and V 1 = I 1 R 0 , V 3 = I 3 R 0 , the state equations can be rewritten as
According to the equations (9)- (12), the SFG can be obtained shown in Fig. 11 . Substituting the scaler and integrator with CFBCCII based sub-circuits which have been analyzed in Section 3, the proposed filter is obtained as shown in Fig. 12 . Fig. 12 . The CFBCCII based 3 rd -order elliptic low-pass ladder filter 
Parameter Setting
As shown in Fig. 12 , the filter consists of 7 CFBCCIIs, and all of them are numbered. The 1 st CFBCCII is connected as a integrator, whose transfer function can be obtained as 1/[sR 0 (C 1 + C 2 )]. According to (3), the intrinsic resistance in X terminal of the first CFBCCII can be written as R X1 = R 0 , and the values of the capacitors would be C 11 = C 12 = C 1 + C 2 . The 2 nd CFBCCII acts as a integrator whose transfer function is R 0 /(sL 2 ). Setting the value of R X2 to be R X2 = R 0 , then the capacitor values are:
rd CF-BCCII, also acts as an integrator, whose transfer function is 1/[sR 0 (C 2 + C 3 )], so C 31 = C 32 = C 2 + C 3 , and R X3 = R 0 . The 4 th to 7 th CFBCCIIs act as scaling elements, and their gains are R 0 /R L , −R 0 /R S , C 2 /(C 1 + C 2 ) and C 2 /(C 2 + C 3 ), respectively. Then one can obtain:
All the parameters are shown in Table 2 .
DESIGN EXAMPLE
A third order elliptic filter can be designed according to the analysis above. The −3 dB cut-off frequency is selected to be f c = 1 MHz, the matching impedance is R r = 1 KΩ. Considering an elliptic filter with a passband ripple of 0.0109 dB, and a stopband ripple of 28 dB, and consulting the elliptic function normalized parameter C 0305-20 yields the normalized filter parameters as follows [27] :
According to the normalized equations, C = C ′ /(2πf c R r ) and L = L ′ R r /(2πf c ), the parameters in Fig. 10 can be obtained as
′ L R r = 1 KΩ, and the virtual resistor R 0 is set to be R 0 = 1 KΩ.
According to Table 2 , the parameters in Fig. 12 can be calculated:
−12 Ω. Notice that the value of resistors R 61 , R 62 , R 71 , R 72 , R X6 , and R X7 are very small in practice, as the 6 th and 7
th CFBCCIIs act as scalers. If one multiplies the transfer functions with the same factor, the transfer functions would not change, so they can be rewritten as follows:
One can see that the 7 intrinsic resistances R X are 1 KΩ. According to (2) , the bias current of each CFBCCII can be obtained as I B1 = I B2 = I B3 = I B4 = I B5 = I B6 = I B7 = 60 µA. Simulation on the power dissipation has also been made, and it is found to be 22 mW. This filter is simulated in Cadence Spectre Using Chartered 0.35 µm CMOS process parameters. The configuration of the building block CFBCCII is shown in Fig. 3 , and the dimensions of CMOS transistors are listed in Table 1 . Supply voltages of the filter are ±1.65 V, and bias current of each CFBCCII is 60 µA, the parameters of the passive elements are set as: C 11 = C 12 = C 31 = C 32 = 107.8 pF, C 21 = C 22 = 136 pF, R 41 = R 42 = R 51 = R 52 = 1 KΩ, R 61 = R 62 = R 71 = R 72 = 166 Ω. The frequency response of the transfer function is shown in Fig. 13 . The passive filter has a passband ripple of 0.0109 dB and a stopband ripple of 28 dB. The figure shows the elliptic filter has a cut-off frequency of 1.06 MHz, which is 600Hz larger than the designed frequency, a passband ripple of 0.012 dB, which is 0.001 dB larger than the standard value, and a stopband ripple of 29.2 dB, which is in accordance with the standard value.
When we change the bias currents of the 6 th CF-BCCII, the intrinsic resistance R x6 will be varied. Referring to Table 2 and the aforementioned analysis, the equation can be obtained as:
13 . According to the normalized equation (2) , the relationship between the bias current and the cut-off frequency can be obtained as
3 ; It is obvious that the cut-off frequency can be adjusted by bias current tuning. Simulations are made to demonstrate the tuning characteristic of this circuit. Figure 14 shows the frequency response of the current gain with different 3 dB frequencies. There are three curves in the figure, curve (a) shows the situation when the bias currents are equal to 60 µA and f c = 1 MHz, Curve (b) shows the second situation: when the bias current of the 6 th CFBCCII is set to be 40 µA, then C 11 = C 12 = C 1 + C 2 = 122 pF, so the cut-off frequency should be 883 KHz. Curve (c) shows the situation when the bias current of the 6 th CFBCCII I B6 is set to be 50 µA, where C 11 = C 12 = C 1 + C 2 = 112 pF, and the cut-off frequency is 963 KHz. Figure 15 shows the linearity of this circuit, and one can see that the input third-order intercept point (IIP3) is 1.7 dBm, indicating that the circuit has good linearity property. Figure 16 shows the simulation results of the power supply rejection ratio (PSRR) of the filter, PSRR from the positive supply to the output (PSRR + ) is 57dB, and PSRR from the negative supply to the output (PSRR − ) is 83dB. It can be seen that P SRR of the filter is high, this is partly because of the fully balanced structure, and then the noise at the output contributed by the ripple on the power supplies can be partly counteracted.
CONCLUSIONS
This paper proposes a new element, so called a current controlled fully balanced second-generation current conveyor circuit (CFBCCII) which employs a fully balanced structure to suppress common-mode signals. Then, a current-mode elliptic filter synthesis procedure using CFBCCII is proposed. Although the filter realization is complicated, it has following advantages: (1) The fully balanced circuit structure of the filter can suppress even harmonics and common-mode signals, effectively. (2) The cut-off frequency of the filter can be controlled by adjusting the bias current of CFBCCII. (3) The SFG approach is intuitive and simple. (4) The filter maintains the lowsensitivity properties of its LC prototype. (5) All passive filter components are grounded.
